This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

Page 1 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS




FIGURE 1

Page 2 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS




FIGURE 2

Page 3 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004 Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS




Figure 3B





Figure 3A

Page 4 of 13 Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS Attorney: Kuni Oh, Esq. Jackson & Co., LLP



<u>400</u>

Figure 4


Page 5 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS

Attorney: Kuni Oh, Esq. Jackson & Co., LLP




<u>500</u>

Figure 5

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS Attorney: Kuni Oh, Esq.
Jackson & Co., LLP



<u>600</u>

Page 7 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS




FIGURE 7

Page 8 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004
Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR
TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS
Attorney: Kuni Oh, Esq.
Jäckson & Co., LLP




FIGURE 8

Page 9 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004
Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR
TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS




FIGURE 9

Page 10 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS





FIGURE 10A

Page 11 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS



Page 12 of 13

Express Mail: EO 903 289 904 US

Filed: April 9, 2004
Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR
TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS




Figure 11

Page 13 of 13

Express Mail: EO 903 289 904 US_

Filed: April 9, 2004

Title: METHOD AND SYSTEM FOR PROVIDING FAST DESIGN FOR TESTABILITY PROTOTYPING IN INTEGRATED CIRCUIT DESIGNS

